





DIGITALTECHNIK







Transistoren

nicht behandelt!

Kombinatorische Schaltungen

Grundkonzept	Eigenschaften	NAND als ...	
Eingänge \underline{x} Ausgänge \underline{y} 	Keine Rückkopplung Kein Speichervermögen Ziel Ausgeglt. Signalaufzeichnungen Wenige, gleiche Bauelemente	NOT  AND 	OR 

Bausteine

NOT (Inverter)	AND	OR	XOR (exkl. oder)	NAND	NOR																																																																																	
																																																																																						
~	*	+	-																																																																																			
<table border="1" data-bbox="143 739 255 851"> <tr><th>x</th><th>y</th></tr> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </table>	x	y	0	1	1	0	<table border="1" data-bbox="319 716 494 873"> <tr><th>x₀</th><th>x₁</th><th>y</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x ₀	x ₁	y	0	0	0	0	1	0	1	0	0	1	1	1	<table border="1" data-bbox="558 716 734 873"> <tr><th>x₀</th><th>x₁</th><th>y</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x ₀	x ₁	y	0	0	0	0	1	1	1	0	1	1	1	1	<table border="1" data-bbox="798 716 973 873"> <tr><th>x₀</th><th>x₁</th><th>y</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	x ₀	x ₁	y	0	0	0	0	1	1	1	0	1	1	1	0	<table border="1" data-bbox="1037 716 1212 873"> <tr><th>x₀</th><th>x₁</th><th>y</th></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	x ₀	x ₁	y	0	0	1	0	1	1	1	0	1	1	1	0	<table border="1" data-bbox="1276 716 1452 873"> <tr><th>x₀</th><th>x₁</th><th>y</th></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	x ₀	x ₁	y	0	0	1	0	1	0	1	0	0	1	1	0
x	y																																																																																					
0	1																																																																																					
1	0																																																																																					
x ₀	x ₁	y																																																																																				
0	0	0																																																																																				
0	1	0																																																																																				
1	0	0																																																																																				
1	1	1																																																																																				
x ₀	x ₁	y																																																																																				
0	0	0																																																																																				
0	1	1																																																																																				
1	0	1																																																																																				
1	1	1																																																																																				
x ₀	x ₁	y																																																																																				
0	0	0																																																																																				
0	1	1																																																																																				
1	0	1																																																																																				
1	1	0																																																																																				
x ₀	x ₁	y																																																																																				
0	0	1																																																																																				
0	1	1																																																																																				
1	0	1																																																																																				
1	1	0																																																																																				
x ₀	x ₁	y																																																																																				
0	0	1																																																																																				
0	1	0																																																																																				
1	0	0																																																																																				
1	1	0																																																																																				
$\sim(\sim x) = x$ $\sim x + x = 1$	$x * 0 = 0$ $x * 1 = x$	$x + 0 = x$ $x + 1 = 1$	$y = \text{Inputs mit 1 MOD 2}$	not and	not or																																																																																	

Regeln

Kommutativgesetz	Assoziativgesetz	Distributivgesetz	Gesetz von de Morgan
$x * y = y * x$ $x + y = y + x$ $x - y = y - x$	$(x * y) * z = x * (y * z)$ $(x + y) + z = x + (y + z)$ $(x - y) - z = x - (y + z)$	$(x + y) * z = (x * z) + (y * z)$ $(x * y) + z = (x + z) * (y + z)$	$\sim x * \sim y = \sim(x + y)$ $\sim x + \sim y = \sim(x * y)$

Vereinfachungen

$x * \sim y + \sim x * y = x - y$	$x + \sim x * y = x + y$	$(x + y) * (\sim x + z) = x * \sim x + x * z + y * \sim x + y * z$
$x * y + \sim x * y = y$	$x * (\sim x + y) = x * y$	$\sim x * \sim y + \sim x * y + x * \sim y + x * y = 1$

Wahrheitstabelle -> Schaltung

a	b	c	f(a,b,c)
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

- Schritt
Alle 1 nehmen und Schaltung in AND-Formen aufschreiben
- Schritt
DNF (Disjunktive Normalform) aufstellen
 $f(a,b,c) = \sim a * b * c + a * \sim b * \sim c + a * \sim b * c + a * b * \sim c + a * b * c$
- Schritt
Vereinfachung in Karnaugh-Map

Karnaugh-Map

	ab	a~b	~a~b	~ab
c	1	1	0	1
~c	1	1	0	0

Alle nicht gegenteilige Komponenten aufschreiben
 $f(a,b,c) = a + bc$

Regeln

- Von Spalte zu Spalte nur ein Argument ändern
- Benachbarte Terme (2x1, 2x2, 4x1, 4x2, 4x2,...) zusammenfassen
- Periodisch fortlaufend vorstellen

	Binäre Darstellung	Zweierkomplement																																																																									
Darstellung	Nur positive Zahlen <table border="1"> <tr><td>x_3</td><td>x_2</td><td>x_1</td><td>x_0</td></tr> <tr><td>2^3</td><td>2^2</td><td>2^1</td><td>2^0</td></tr> </table>	x_3	x_2	x_1	x_0	2^3	2^2	2^1	2^0	positive und negative Zahlen <table border="1"> <tr><td>x_3</td><td>x_2</td><td>x_1</td><td>x_0</td></tr> <tr><td>-2^3</td><td>2^2</td><td>2^1</td><td>2^0</td></tr> </table>	x_3	x_2	x_1	x_0	-2^3	2^2	2^1	2^0	Negation Alles umkehren, +1 rechnen Addition $0 + 0 \rightarrow 0$ $0 + 1 \rightarrow 1$ $1 + 1 \rightarrow 0 (c = 1)$ Subtraktion Addition mit negiertem Wert Abschneidung = kein Fehler Overflow = Fehler in Rechnung Wenn letzte 2 carry's (Übertrag) verschieden																																																								
x_3	x_2	x_1	x_0																																																																								
2^3	2^2	2^1	2^0																																																																								
x_3	x_2	x_1	x_0																																																																								
-2^3	2^2	2^1	2^0																																																																								
Wertebereich	$W = [0..2^n - 1]$	$W = [-2^{n-1} \dots + 2^{n-1} - 1]$																																																																									
Zahlen $a = msg$ (most significant bit)	<table border="1"> <tr><td>a</td><td>b</td><td>c</td><td>10_{er}</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>2</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>3</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>4</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>5</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>6</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>7</td></tr> </table>	a	b	c	10_{er}	0	0	0	0	0	0	1	1	0	1	0	2	0	1	1	3	1	0	0	4	1	0	1	5	1	1	0	6	1	1	1	7	<table border="1"> <tr><td>a</td><td>b</td><td>c</td><td>10_{er}</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>-4</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>-3</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>-2</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>-1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>2</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>3</td></tr> </table>	a	b	c	10_{er}	1	0	0	-4	1	0	1	-3	1	1	0	-2	1	1	1	-1	0	0	0	0	0	0	1	1	0	1	0	2	0	1	1	3	$1\dots_2$ negativ $0000_2 = 0$ $0\dots_2$ positiv
a	b	c	10_{er}																																																																								
0	0	0	0																																																																								
0	0	1	1																																																																								
0	1	0	2																																																																								
0	1	1	3																																																																								
1	0	0	4																																																																								
1	0	1	5																																																																								
1	1	0	6																																																																								
1	1	1	7																																																																								
a	b	c	10_{er}																																																																								
1	0	0	-4																																																																								
1	0	1	-3																																																																								
1	1	0	-2																																																																								
1	1	1	-1																																																																								
0	0	0	0																																																																								
0	0	1	1																																																																								
0	1	0	2																																																																								
0	1	1	3																																																																								

Multiplexer			
Multiplexer (2-1 mux) oder Selektoren	Demultiplexer (1-2) oder Decoder	Kaskadierter Multiplexer	Kaskadierter Demultiplexer
		$3 * (2 - 1 \text{ mux})$ $4 - 1 \text{ mux}$	$3 * (1 - 2 \text{ demux})$ $2 - 4 \text{ demux}$
$y = x_0 * \sim s + x_1 * s$	$y_1 = x * s_0$ $y_0 = x * \sim s_0$	$y = x_0 * \sim s_0 * \sim s_1$ $+ x_1 * s_0 * \sim s_1$ $+ x_2 * \sim s_0 * s_1$ $+ x_3 * s_0 * s_1$	$y_3 = x * s_1 * s_0$ $y_2 = x * s_1 * \sim s_0$ $y_1 = x * \sim s_1 * s_0$ $y_0 = x * \sim s_1 * \sim s_0$

Addierer (addieren zwei 1-digit Zahlen)																						
Halbaddierer	Inkrementer (zählt +1)	Volladdierer (addiert drei binäre inputs)																				
	$n * \text{Halbaddierer}$ Inkrementer																					
<table border="1"> <tr><td>x</td><td>y</td><td>c</td><td>s</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </table>	x	y	c	s	0	0	0	0	0	1	0	1	1	0	0	1	1	1	1	0	Negation im 2er-Komplement Halbaddierer mit negierten Eingängen Negation	N-bit Addierer ($n * \text{Volladdierer}$)
x	y	c	s																			
0	0	0	0																			
0	1	0	1																			
1	0	0	1																			
1	1	1	0																			

Sonstige


Addierer mit Fast Carry Generation

Übertrag

$$c_0 = g_0 + p_0 * c_{in}$$

$$c_1 = g_1 + p_1 * g_0 + p_1 * p_0 * c_{in}$$


$$c_i = g_i + p_i * c_{i-1} = x_0 * y_0 + (x_0 - y_0) * c_{in}$$



schneller Torlaufzeit
(immer 3T)
benötigt mehr Platz

The Multiplier

Multiplikation von $n * n$ -bit




$$(x * y = z)$$

$x: n \text{ bit}$
 $y: n \text{ bit}$
 $z: n^2 \text{ bit}$

ROM (Read-Only Memory)

decoder



ROM-Typen

ROM

16*8 ROM → a=4, d=8
mit FET (Field Effect Transistor)

PROM

Thermisches zerstören von Transistoren

EPROM

Zerstören mit UV-Licht


E²-PROM

FLASH-ROM

Sektoren-einteilung

Latches (« Fallen ») + Register

Speicherprinzip





2 Betriebszustände
(S0, S2) → 1 Bit

Q' = Nullauslöser

Bausteine



SR-Latch (Set-Reset)



S' Set
R' Reset
Q Output

D-Latch



gibt wenn G=1 das D aus



D Input
G Gate
Q Output

D-Register (D-Flip-Flop)

gibt all Takt das D aus (wenn G an CK ist)




D Input
CK Clock
Q Output

R'	S'	Q ⁺	
1	1	Q	storing
1	0	1	set
0	1	0	reset
0	0	1	

G	D	Q ⁺	
0	x	Q	storing
1	0	0	transparent
1	1	1	Q=D


2 D-Latch → immer einer im storing:




Master storing transp.
Slave transp. storing

Synchrone, Sequentielle Schaltungen

Clock




The State Machine




Bausteine

F = next state function (n.s.f)	Kombinatorische Schaltung	
S = state (s.)	Auswahl an Registern (n -Register = 2^n -states) Die alle das gleiche Clock-Signal verwenden	
G = output function (o.f.)	Zweite Kombinatorische Schaltung	
reset	Um Schaltung in Initial-Zustand zu bringen	
One-hot state machine	Jeder state wird von einem Register gehalten	

Schieberegister (shift register)



Counter



Schrittmotor

