# PARALLEL COMPUTING AND ALGORITHMS

Motivation							
Concurrent	a form of com	puting in	which programs are <b>de</b>	signed a	as collections of	f interacting co	mputational processes
computing	<ul> <li>seque</li> </ul>	• sequentially on a single processor by interleaving the execution steps of each computational process					
	<ul> <li>in par</li> </ul>	• in <b>parallel</b> by assigning each computational process to one of a set of processors that may be close					
	or dis	stributed	across a network				
	challenges: en	sure the	correct sequencing, coc	ordinate	access to share	d resources	
	tools: Threads	, Mutex,	Semaphores				
Cloud	Cloud comput	ing is a ty	pe of Internet-based co	omputin	g that provides s	shared comput	er processing resources
computing	and data to co	mputers	and other devices on de	emand.			
Parallel	a form of com	putation	in which <b>many calculat</b>	ions are	carried out sim	nultaneously	
computing	tools: no Mute	ex nor Sei	maphores (we could, bu	ut we do	n't want to)		
	is the dominar	nt paradig	gm in computer archited	cture no	wadays, since p	ower consump	tion became a concern
	challenges: mo	ore difficu	ult to write, higher fault	toleran	ce, larger amou	nt of memory i	needed
	Pro: usually fa	ster com	outation (n computers a	are not r	n times faster), (	Con: communic	cation, synchronization
	levels: bit-	level: all b	oits of a word are comp	uted in	parallel		examples:
	inst	ructions I	evel: several instruction	ns are co	omputed paralle		weather forecast
	data	a parallel	ism: the same operation	ns is con	nputed on sever	ral data in para	IIEI DNA structures
		c parallell	sm: several tasks work	togethe	r in parallel		astronom. model
FLOPS Floating	MFLOP = Meg	a 10°	GFLOP = Giga 10°	11	LOP=Tera 1012	PFLC	DP=Peta 10 <sup>10</sup>
operations /sec			-> normal computer			-> g(	bod parallel computing
HPC	High Performa	ance Com	puting				
nint	first use the rig	gnt algori	thms, than start progra	amming	parallel		
Architectures	of parallel	infrast	ructures				
Implicit	processors h	ave <b>mult</b>	iple functional units an	nd execu	te multiple instr	ructions in the	same cycle
Parallelism	by pipelining	g, superso	alar execution, very lor	ng instru	ction word proc	cessors	
Explicite	must specify	concurre	ency and interaction be	tween c	oncurrent subta	isks -> this is w	hat we want
Parallelism	try to minim	ize concu	rrency and synchroniza	ation			
Programmin	Task						
				Tas	sk		
Model	s	Proce	ess based models	Tas	sk Light	weight process	ses and Threads
Model	s	Proce	ess based models multiple process	Ta: ocess	sk Light Threads <sup>one p</sup>	weight process	ses and Threads ultiple threads
Model	private dat	Proce	ess based models multiple process memory (synch)	Tas ocess	5k Light Threads one p all da	weight process process with mi ita is global (fas	ses and Threads ultiple threads ster synch)
Model PRAM Parallel Pandom	private dat	Proce ta, shared on of the	ess based models multiple process d memory (synch)	ocess Hand	Threads one p all da	weight process process with mi ita is global (fas cess	ses and Threads ultiple threads ster synch)
Model PRAM Parallel Random Access Machine	s private dat extensio multiple	Proce	ess based models multiple process d memory (synch) RAM prs share clock,	ocess Hand	Threads one p all da ling memory acc REW (Exclusive	weight process process with mi ita is global (fas cess -read, exclusive nt road, exclusive	ses and Threads ultiple threads ster synch) e-write)
Model PRAM Parallel Random Access Machine	<ul> <li>private dat</li> <li>extensic</li> <li>multiple</li> <li>but exec</li> <li>global g</li> </ul>	Proce ta, shared on of the e processe c differen	ess based models multiple process d memory (synch) RAM prs share clock, t instruction f unbounded size	OCESS Hand • E	Threads one p all da ling memory acc REW (Exclusive CREW (Concurre	weight process process with mu ita is global (fas cess -read, exclusive nt-read, exclusive -read, concurre	ses and Threads ultiple threads ster synch) e-write) sive-write) -> good
Model PRAM Parallel Random Access Machine	<ul> <li>private dat</li> <li>extensic</li> <li>multiple but exec</li> <li>global m</li> </ul>	Proce ta, shared on of the processo c differen nemory o	ess based models multiple process d memory (synch) RAM prs share clock, t instruction f unbounded size	OCESS Hand • E • C	<b>Light</b> <b>Threads</b> one p all da ling memory acc REW (Exclusive CREW (Concurre RCW (Concurre	weight process process with mu ita is global (fas cess -read, exclusive nt-read, exclus -read, concurre	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write)
Model PRAM Parallel Random Access Machine Concurrent writ	<ul> <li>private dat</li> <li>extension</li> <li>multiple</li> <li>but exect</li> <li>global m</li> </ul>	Proce ta, shared on of the e processe c differen nemory o rite only i	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size	OCESS Hand • E • C • E	Light Threads one p all da ing memory acc REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre	weight process process with muta ita is global (fas cess -read, exclusive -read, exclusive -read, concurre ent-read, concurre $(5, 5) \rightarrow 5$	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good
Model PRAM Parallel Random Access Machine Concurrent writ	<ul> <li>private dat</li> <li>extensic</li> <li>multiple but exec</li> <li>global m</li> <li>Common: we Arbitrary: we</li> </ul>	Proce	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica	OCESS Hand • E • C • E • C	Light Threads all da ing memory act REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre CRCW (Concurre (5) CRCW (Concurre) (5)	weight process process with mital is global (fast cess -read, exclusive -read, exclusive -read, exclus -read, concurre ent-read, concurre $(5,5) \rightarrow 5$ $(5,7) \rightarrow 5$ or 7	ses and Threads ultiple threads ster synch) e-write) sive-write) -> good ent-write) rrent-write) -> very good
Model PRAM Parallel Random Access Machine Concurrent writ	<ul> <li>private dat</li> <li>extensic</li> <li>multiple but exec</li> <li>global m</li> <li>common: with Arbitrary: with Priority: follo</li> </ul>	Proce ta, shared on of the e processo c differen nemory o rite only i rite the da	ess based models multiple process d memory (synch) RAM prs share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority orde	OCESS Hand • E • C • C • C • C • C • C • C • C • C	Light Threads Ing memory act REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre CRCW (Concurre (5 rocessor (5 (5	weight process process with muta is global (fast cess -read, exclusive ant-read, exclusive -read, concurre ent-read, concurre $(5,5) \rightarrow 5$ $(5,7) \rightarrow 5 \text{ or } 7$ (5,6) high priority)	ses and Threads ultiple threads ster synch) e-write) vive-write) -> good ent-write) rrent-write) -> very good w.7 low priority) → 5
Model PRAM Parallel Random Access Machine Concurrent writ	<ul> <li>private dat</li> <li>extensic</li> <li>multiple but exec</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follo Sum: Write t	Proce	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly sel letermined priority order of all data items	Hand • E • C • E • C • E • C • E • C • E • C • E • C • E • C	Light Threads one p all da ing memory acc REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre (5 rocessor (5 (5 (5)))))))))))))))))))))))))))))))	weight process process with minimize is global (fast cess -read, exclusive nt-read, exclusive -read, concurre $(5,5) \rightarrow 5$ $(5,7) \rightarrow 5 \text{ or } 7$ (5,6)  high priority $(5,7) \rightarrow 12$	ses and Threads ultiple threads ster synch) e-write) wive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$
Model PRAM Parallel Random Access Machine Concurrent writ Chunkin	<ul> <li>private dat</li> <li>extension</li> <li>multiple</li> <li>but exect</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follot Sum: Write to Sum: Wr	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum o the amo	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly sel letermined priority order of all data items unt of data to assign to	OCESS Hand • E • C • C I lected p er each tas	Light Threads all da all da all da all da all da all da all da concurre REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre (5 rocessor (5 (5 (5 (5)))))))))))))))))))))))))))	weight process process with minimized is global (fast cess -read, exclusive -read, exclusive -read, exclusive -read, exclusive -read, concurre ent-read, concurre ( $5,5$ ) $\rightarrow 5$ ( $5,7$ ) $\rightarrow 5$ or 7 ( $5$ high priority ( $5,7$ ) $\rightarrow 12$ in size)	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good v, 7 low priority) → 5
Model PRAM Parallel Random Access Machine Concurrent writ Chunkin Granularit	<ul> <li>private dat</li> <li>extensic</li> <li>multiple but exec</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follo Sum: Write t g determining y the size of a	Proce ta, shared on of the e processo c differen nemory o rite only i rite the da ow a pred the sum c the sum c	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority orde of all data items unt of data to assign to epends on algorithm an	OCESS Hand • E • C • E • C • E • C • E • C • E • C • C • E • C • C • E • C • C • E • C • C • C • C • C • C • C • C • C • C	Light one p all da ing memory act REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre (5 rocessor (5 (5 (5 sk (chunk or gra hardware	weight process process with muta is global (fast cess -read, exclusive rread, exclusive rread, concurre ent-read, concurre $(5,5) \rightarrow 5$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 12$ in size)	ses and Threads ultiple threads ster synch) e-write) vive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$
Model PRAM Parallel Random Access Machine Concurrent writ Chunkin Granularit	<ul> <li>private dat</li> <li>extensic</li> <li>multiple but exec</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follo Sum: Write t g determining y the size of a fine-grained	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum o the amo chunk, de parallelis	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority orde of all data items unt of data to assign to epends on algorithm an im: low arithmetic inter	Hand • E • C • C • E • C • C • E • C • C • C • C • C • C • C • C	Light one p all da ing memory act REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre (5 rocessor (5 (5 (5 sk (chunk or gra hardware ore communicat	weight process process with muta is global (fast cess -read, exclusive -read, exclusive -read, exclus -read, concurre ( $5,5$ ) $\rightarrow$ 5 ( $5,7$ ) $\rightarrow$ 5 or 7 ( $5,7$ ) $\rightarrow$ 5 or 7 ( $5,7$ ) $\rightarrow$ 12 ( $5,7$ ) $\rightarrow$ 12	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance
Model PRAM Parallel Random Access Machine Concurrent writ Chunkin Granularit	<ul> <li>private dat</li> <li>extension</li> <li>multiple</li> <li>but exect</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follor Sum: Write to a fine-grained coarse-grain	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum c the sum c the amo chunk, de parallelis ed paralle	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority order of all data items unt of data to assign to epends on algorithm an im: low arithmetic inter elism: high arithm. inter	Hand • E • C • C • E • C • C • E • C • C • E • C • C • C • C • C • C • C • C	Light Threads all da all da all da all da all da all da all da one p all da cone p cone p con	weight process process with minimize is global (fast cess -read, exclusive -read, exclusive -read, exclus -read, concurre ent-read, concurre ( $5,5$ ) $\rightarrow 5$ ( $5,7$ ) $\rightarrow 5 \text{ or } 7$ ( $5,7$ ) $\rightarrow 5 \text{ or } 7$ ( $5,7$ ) $\rightarrow 5 \text{ or } 7$ ( $5,7$ ) $\rightarrow 12$ (in size) ( $5,7$ ) $\rightarrow 12$ ( $5,7$ ) $\rightarrow 12$	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently
Model PRAM Parallel Random Access Machine Concurrent writ Granularit Control Structur	<ul> <li>private dat</li> <li>extension</li> <li>multiple</li> <li>but exect</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follor Sum: Write to Sum: Write to Getermining y the size of a fine-grained coarse-grain e SIMD (Single)	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum o the sum o chunk, de parallelis ed paralle	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority orde of all data items unt of data to assign to epends on algorithm an em: low arithmetic inter elism: high arithm. inter ion Multiple Data),	Hand • E • C • C • E • C • C • C • C • C • C • C • C	Light one p all da ing memory act REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre (5 rocessor (5 (5 (5 (5 (5 (5 (5 (5 (5 (5 (5))))))))	weight process process with muta is global (fast cess -read, exclusive rread, exclusive rread, concurre ent-read, concurre ( $5,5$ ) $\rightarrow$ 5 ( $5,7$ ) $\rightarrow$ 5 or 7 ( $5$ high priority ( $5,7$ ) $\rightarrow$ 12 (in size) con, better split on, difficult to 1 <b>le Instruction 1</b>	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good y, 7 low priority) → 5 tting / load balance oad balance efficiently Multiple Data)
Model PRAM Parallel Random Access Machine Concurrent writ Granularit Control Structur	<ul> <li>private dat</li> <li>extensic</li> <li>multiple but exec</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follo Sum: Write t g determining y the size of a fine-grained coarse-grain e SIMD (Single called SSE or	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum o the sum o chunk, da parallelis ed parallelis e Instruct	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly sel letermined priority orde of all data items unt of data to assign to epends on algorithm an em: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation	Hand • E • C • C • E • C • C • C • C • C • C • C • C	Light one p all da ing memory act REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre CRCW (Concurre (5 rocessor (5 (5 sk (chunk or gra hardware ore communication <b>MIMD (Multip</b> simple MIMD:	weight process process with minimize is global (fast cess -read, exclusive rread, exclusive rread, exclusive rread, concurre ent-read, concurre $(5,5) \rightarrow 5$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 12$ in size) tion, better split on, difficult to 1 le Instruction f SPMD = Single	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently Multiple Data) Program Multiple Data
Model PRAM Parallel Random Access Machine Concurrent writ Granularit Control Structur	<ul> <li>private dat</li> <li>extensice</li> <li>multiple</li> <li>but exect</li> <li>global m</li> </ul> e Common: with arbitrary: with priority: follor Sum: Write to sum: Wr	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum o the sum o chunk, de parallelis ed parallel n Intel, e.a trol unit o	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority order of all data items unt of data to assign to epends on algorithm an sm: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches	Hand • E • C • C • E • C • C • E • C • C • C • C • C • C • C • C	Light: one p all da ing memory acc REW (Exclusive REW (Concurre RCW (Exclusive RCW (Concurre CRCW (Concurre (5 rocessor (5 (5 sk (chunk or gra hardware ore communications s communications s communications simple MIMD: each processor	weight process process with minimize is global (fast cess -read, exclusive mt-read, exclusive mt-read, exclus -read, concurre ( $5,5$ ) $\rightarrow 5$ ( $5,7$ ) $\rightarrow 5$ or 7 ( $5,7$ ) $\rightarrow 5$ or 7 ( $5,7$ ) $\rightarrow 5$ or 7 ( $5,7$ ) $\rightarrow 12$ ( $5$	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently Multiple Data) Program Multiple Data protrol unit
Model PRAM Parallel Random Access Machine Concurrent writ Control Structur	<ul> <li>private dat</li> <li>extension</li> <li>multiple</li> <li>but exect</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follor Sum: Write the Sum: Write the Sum: Write the Sum: Write the Sum: Coarse-grain diffine-grained coarse-grain e SIMD (Single called SSE or a single content the same instance)	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum c the sum c the sum c the amo chunk, de parallelis ed paralle <b>e Instruct</b> n Intel, e.,	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority order of all data items unt of data to assign to epends on algorithm an im: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches to various processors	Hand • E • C • C • E • C • C • E • C • C • C • C • C • C • C • C	Light one p all da ing memory acc REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre CRCW (Concurre (5 rocessor (5 (5 sk (chunk or gra hardware ore communication simple MIMD: each processor each processor	weight process process with minimize is global (fast cess -read, exclusive nt-read, exclusive read, concurre ent-read, concurre ent-read, concurre ent-read, concurre ent-read, concurre for $(5,5) \rightarrow 5$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 12$ in size) for better split on, difficult to 1 le Instruction for a single of the sits own con- read execute d	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently Multiple Data) Program Multiple Data ontrol unit ifferent instructions
Model PRAM Parallel Random Access Machine Concurrent writ Granularit Control Structur	<ul> <li>private dat</li> <li>extensice</li> <li>multiple</li> <li>but exect</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: folled Sum: Write to g determining y the size of a fine-grained coarse-grain e SIMD (Single called SSE or a single cont the same inst that work or that work or t	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum o the sum o the sum o the sum o chunk, de parallelis ed parallel naturel, e., trol unit o struction n differen	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority orde of all data items unt of data to assign to epends on algorithm an sm: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches to various processors t data	Ocess Hand • E • C • C • C • C • C • C • C • C • C • C	Light one p all da ing memory acc REW (Exclusive REW (Concurre RCW (Exclusive RCW (Concurre (5 rocessor (5 (5 sk (chunk or gra hardware ore communication simple MIMD: each processor on different da	weight process process with minimize is global (fast cess -read, exclusive rread, exclusive rread, exclusive rread, concurre $(1, 1) \rightarrow (1, 2)$ $(1, 2) \rightarrow (1, 2)$ $(1, 2) \rightarrow (1, 2)$ $(2, 3) \rightarrow (1, 2)$ $(3, 7) \rightarrow (1$	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently Multiple Data) Program Multiple Data ontrol unit ifferent instructions
Model PRAM Parallel Random Access Machine Concurrent writ Granularit Control Structur Pro / Co	<ul> <li>private dat</li> <li>extensic</li> <li>multiple</li> <li>but exect</li> <li>global m</li> <li>e Common: with Arbitrary: with Priority: follot</li> <li>Sum: Write t</li> <li>g determining</li> <li>the size of a fine-grained coarse-grain</li> <li>e SIMD (Single called SSE or a single cont the same inst that work or n less HW, less</li> </ul>	Proce ta, shared on of the e processe c differen nemory o rite only i rite the di the sum o the sum o the sum o the amoi chunk, do parallelis ed paralle nintel, e.g trol unit o struction n differen s memory	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly sel letermined priority orde of all data items unt of data to assign to epends on algorithm an ism: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches to various processors t data	Hand • E • C • C • E • C • C • C • C • C • C • C • C	Light one p all da ing memory act REW (Exclusive REW (Concurre RCW (Exclusive CRCW (Concurre CRCW (Concurre CRC	weight process process with minimize is global (fast cess -read, exclusive mt-read, exclusive mt-read, exclusive mt-read, concurre $(5,5) \rightarrow 5$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 12$ in size) find priority $(5,7) \rightarrow 12$ in size)	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently Multiple Data) Program Multiple Data ontrol unit ifferent instructions n at low cost
Model PRAM Parallel Random Access Machine Concurrent writ Concurrent writ Control Structur Pro / Co	<ul> <li>private dat</li> <li>extensice</li> <li>multiple</li> <li>but exec</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follo Sum: Write tig determining y the size of a fine-grained coarse-grain e SIMD (Single called SSE or a single cont the same ins that work or n less HW, less needs regula	Proce ta, shared on of the e processe c differen nemory o rite only i rite the di ow a pred the sum o the sum o the sum o chunk, de parallelis ed parallel parallelis ed parallel <b>c Instruct</b> <b>n Intel</b> , e.a <b>trol unit</b> o <b>struction</b> n differen s memory	ess based models multiple process d memory (synch) RAM prisishare clock, t instruction f unbounded size f all values are identica ata from a randomly seletermined priority order f all data items unt of data to assign to epends on algorithm an im: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches to various processors t data / re, selectively turn off c	Depera.	Light one p all da ing memory act REW (Exclusive REW (Exclusive RCW (Exclusive RCW (Concurre CRCW (Concurre CRCW (Concurre (5 rocessor (5 (5 (5 sk (chunk or gra hardware ore communication simple MIMD: each processor each processor on different da high performan use existing so	weight process process with minimize is global (fast cess -read, exclusive mt-read, exclusive mt-read, exclusive mt-read, concurre s,7) $\rightarrow$ 5 or 7 is high priority 5,7) $\rightarrow$ 12 in size) tion, better split on, difficult to 1 le Instruction I SPMD = Single r has its own con r can execute d ata items ince workstation ftware, process	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently Multiple Data) Program Multiple Data ontrol unit ifferent instructions n at low cost sors can be added
Model PRAM Parallel Random Access Machine Concurrent writ Concurrent writ Control Structur Pro / Co implementation	<ul> <li>private dat</li> <li>extensice</li> <li>multiple</li> <li>but exec</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follo Sum: Write tig determining y the size of a fine-grained coarse-grain e SIMD (Single called SSE or a single context the same inst that work or n less HW, less needs regula s GPU (Graphi	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum c the sum c the sum c the amou chunk, de parallelis ed paralle <b>trol unit</b> of <b>struction</b> n differen s memory ar structu	ess based models multiple process d memory (synch) RAM prisishare clock, t instruction f unbounded size f all values are identica ata from a randomly seletermined priority order f all data items unt of data to assign to epends on algorithm an im: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches to various processors t data ( re, selectively turn off c ing Unit)	Hand • E • C • C • E • C • C • E • C • C • C • C • C • C • C • C	Light one p all da ing memory acc REW (Exclusive REW (Exclusive RCW (Exclusive RCW (Concurre RCW (Concurre CRCW (Concurre (5 rocessor (5 (5 (5 (5 (5 (5) (5) (5) (5) (5) (5) (	weight process process with minimize is global (fast cess -read, exclusive -read, exclusive -read, exclusive -read, concurre -read, concure -	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently <b>Multiple Data</b> ) Program Multiple Data ontrol unit <b>ifferent instructions</b> in at low cost sors can be added ir PCs,
Model PRAM Parallel Random Access Machine Concurrent writ Concurrent writ Control Structur Pro / Co implementation	<ul> <li>private dat</li> <li>extension</li> <li>multiple</li> <li>but exect</li> <li>global m</li> <li>e Common: with Arbitrary: with Priority: follot Sum: Write the size of a fine-grained coarse-grain</li> <li>e SIMD (Single called SSE or a single context the same insee that work or m less HW, less needs regulated signal of the size of a fine server signal of the same insee that work or m less HW, less needs regulated signal of the size of a single context of the same insee that work or m less HW, less needs regulated signal of the size of a single context of the same insect of the same insect of the same insect of the size of a single context of the same insect of the same ins</li></ul>	Proce ta, shared on of the e processe c differen nemory o rite only i rite the da ow a pred the sum of the sum of the sum of the amo chunk, de parallelis ed parallel parallelis ed parallel <b>instruct</b> n Intel, e., trol unit of struction n differen s memory ar structu ic Process Signal Proc	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly se letermined priority orde of all data items unt of data to assign to epends on algorithm an em: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches to various processors t data ( re, selectively turn off c ing Unit) ocessors)	Hand • E • C • C • E • C • C • E • C • C • E • C • C • C • C • C • C • C • C	Light one p all da ing memory acc REW (Exclusive REW (Concurre RCW (Exclusive RCW (Concurre CRCW (Concurre CRCW (Concurre (5 rocessor (5 (5 sk (chunk or gra hardware or communication (5 sk (chunk or gra hardware or communication (5 sh (chunk or gra hardware) (5 sh (chunk or gra hardw	weight process process with mi- ta is global (fas- cess -read, exclusive -read, exclusive -read, exclusive -read, concurre- ent-read, concurre- ent-read, concur- s,5) $\rightarrow$ 5 5,7) $\rightarrow$ 5 or 7 5,7) $\rightarrow$ 5 or 7 5,7) $\rightarrow$ 5 or 7 5,7) $\rightarrow$ 12 in size) tion, better spli on, difficult to 1 le Instruction I SPMD = Single r has its own co- r can execute d ata items ince workstation ftware, process inspired works	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently <b>Multiple Data</b> ) Program Multiple Data ontrol unit <b>ifferent instructions</b> n at low cost sors can be added r PCs, tation clusters
Model PRAM Parallel Random Access Machine Concurrent writ Concurrent writ Control Structur Pro / Co implementation Communication Medel	<ul> <li>private dat</li> <li>extensice</li> <li>multiple</li> <li>but exect</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: folled Sum: Write termining the size of a fine-grained coarse-grain e SIMD (Single called SSE or a single context the same inset that work or n less HW, less needs regulates s GPU (Graphing Shared-Adding Science)	Proce ta, shared on of the e processe c differen nemory o rite only i rite the di ow a pred the sum o the sum o the amo chunk, de parallelis ed parallelis ed parallelis ed parallelis ed parallelis sed parallelis sed parallelis sed parallelis c function n differen s memory ar structu ic Process Signal Proc	ess based models multiple process d memory (synch) RAM ors share clock, t instruction f unbounded size f all values are identica ata from a randomly sel letermined priority orde of all data items unt of data to assign to epends on algorithm an em: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches to various processors t data ( re, selectively turn off c ing Unit) ocessors) re Platforms (Multiproc	ocess Hand • E • C • C • E • C • E • C • C • E • C • C • E • C • C • E • C • C • C • C • C • C • C • C • C • C	Light one p all da ing memory act REW (Exclusive REW (Concurre RCW (Exclusive RCW (Concurre CRCW	weight process process with minimize is global (fast cess -read, exclusive mit-read, exclusive read, exclusive read, concurre mit-read, concurre $(5,5) \rightarrow 5$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 5 \text{ or } 7$ $(5,7) \rightarrow 12$ in size) find priority $(5,7) \rightarrow 12$ in size) find priority find p	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently Multiple Data) Program Multiple Data ontrol unit ifferent instructions n at low cost sors can be added r PCs, tation clusters Multicomputers)
Model PRAM Parallel Random Access Machine Concurrent writ Concurrent writ Control Structur Pro / Co implementation Communication Models	<ul> <li>private dat</li> <li>extensice</li> <li>multiple</li> <li>but exec</li> <li>global m</li> </ul> e Common: with Arbitrary: with Priority: follo Sum: Write t g determining y the size of a fine-grained coarse-grain e SIMD (Single called SSE or a single cont the same ins that work or n less HW, less needs regula s GPU (Graphi DSP (Digital Shared-Addi part of the needs regula s Shared-Addi part of the negotia s Shared-Addi part of the negotia s Shared-Addi part of the negotia s Shared s Sh	Proce ta, shared on of the e processe c differen nemory o rite only i rite the di ow a pred the sum o the sum o the sum o the sum o chunk, de parallelis ed parallelis ed parallelis estructure ic Process Signal Proc	ess based models multiple process d memory (synch) RAM pris share clock, t instruction f unbounded size f all values are identica ata from a randomly seletermined priority order f all data items unt of data to assign to epends on algorithm an im: low arithmetic inter elism: high arithm. inter ion Multiple Data), g. vector operation dispatches to various processors t data ( re, selectively turn off co ing Unit) pressors) e Platforms (Multiprocessors accessible to all processors	ocess Hand • E • C • C • C • C • C • C • C • C • C • C	Light: one p all da ing memory act REW (Exclusive REW (Exclusive RCW (Exclusive RCW (Concurre CRCW (Concurre CR	weight process process with minimize is global (fast cess -read, exclusive methan exclusive methan exclusive read, exclusive methan exclusive methan excluse read, concurre s,7) $\rightarrow$ 5 (5,7) $\rightarrow$ 5 (5,7) $\rightarrow$ 5 (5,7) $\rightarrow$ 5 (5,7) $\rightarrow$ 12 (5,7)	ses and Threads ultiple threads ster synch) e-write) ive-write) -> good ent-write) rrent-write) -> very good $y, 7 \ low \ priority) \rightarrow 5$ tting / load balance oad balance efficiently Multiple Data) Program Multiple Data ontrol unit ifferent instructions n at low cost sors can be added r PCs, tation clusters Multicomputers)

#### Druckdatum: 05.07.18

Interconnection	Infiniband (very high throughput and very low latency, scalable, direct or switched interconnection)					
Network for HPC	PCI Express 4 (high-speed s	erial bus s	tandard, external cabli	ng over Thu	underbolt)	
	NVIDIA NVLink (high-bandwidth, energy-efficient)					
Switching Hub	Sender	Empfänger	forwarding per MAC,	store-and	-foreward	
	ТСР	тср	non blocking	buffers un	itil complete,	
	IP Switch/Bridge	IP		error cheo	king before forwarding	
	MAC MAC	MAC	spanning tree	cut-throu	gh	
	Physical Physical Physical	Physical	protocol: shortes	forward in	nediately, buffer when port is busy,	
	Netzwerk Ne	zwerk	path bridging	no error c	hecking	
evaluation	• Diameter -> the d	stance bet	tween the farthest two	nodes		
	<ul> <li>Channel Bandwidt</li> </ul>	h -> numb	er of bits that can be co	ommunicat	ed simultaneously over a link	
	Cross-Section Ban	dwidth ->	the min number of wire	es one mus	t cut to divide into two equals parts	
	<ul> <li>Cost -&gt; number of</li> </ul>	links/swit	ches, length of wires			
Message passing	$t_s$ Startup time: spent at se	nding and	receiving nodes		cut-through cost:	
costs	$t_h$ Per-hop time: number o	f hops (inc	ludes switch latencies,	delays)	$t_{comm} = t_s + l * t_h + t_w * m$	
	$t_w$ Per-word transfer time:	includes o	verheads from message	e length	$t_h \ll t_w \rightarrow viel \ kleiner \ als$	
	m number of messages				$\rightarrow t_{comm} = t_s + t_w * m$	

## **Network Topologies**

	Bus	Star	Crossbar	Multistage Netw	k-d Mesh	Hypercube	Tree-based
p inputs b outputs	simple common bus good cost scalable	common node good perform scalable	•••••• •••••• •••••• p * b switches	bus/crossbar mix	Linear Array 1D-Torus/Ring Mesh 	$\begin{array}{c} & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & &$	<u>,                                    </u>
diameter	1	2	1	$\log p$	1D: p - 1 2D: $2(\sqrt{p} - 1)$	log p	$2\log \frac{p+1}{2}$
links	$\frac{p(p-1)}{2}$	p - 1	$p^2$		$1D: p - 1$ $2D: 2(p - \sqrt{p})$	$\frac{p\log p}{2}$	<i>p</i> – 1
bottle-neck	bus bandwidth	central node	cost grows $p^2$			con:	root
	limited nodes		difficult to scale			different length	
Examples	WLAN zone	LANs with	non-block switch	Omega-Network		hypercube	Fat-Tree
	PCI bus	Bridge or Switch	L1<->L2 - caches				

#### Druckdatum: 05.07.18

Shared Memory	Systems (SNIS)	
Platforms	Uniform-memory-access (UMA)	Non-Uniform-memory-access (NUMA)
P = Processor C = Cache M = Memory	P  Iocal cache (fast    C  M    P    V    P    V     V <th>) P (C M (C M (access also other M's) N (ller ridge P (access also other M's)</th>	) P (C M (C M (access also other M's) N (ller ridge P (access also other M's)
Caching	e.g. men From side bus Architecture	y and hope next access is in this block
cucining	Cache coherence: ensure that cache is consistent to ea	ich other
Scenario	Update and Invalidate Protocol	p read
	step 1 write-back: set an invalidate flag on other copie	s
	step 2 write-through: update other copies	Shared
s=shared d=dirty i=invalid w=write r=read f=flush	ExampleStart $P_0 w$ $P_1 w$ $P_2 r$ $P_0 w$ $P_0$ $1(s)$ $\stackrel{w}{\rightarrow} 3(d)$ $\rightarrow 3(i)$ $\stackrel{w}{\rightarrow} 5(d)$ $P_1$ $1(s)$ $\rightarrow 1(i)$ $\stackrel{w}{\rightarrow} 4(d)$ $\rightarrow 4(s)$ $\rightarrow 4(i)$ $P_2$ $1(s)$ $\rightarrow 1(i)$ $\rightarrow 1(i)$ $\stackrel{r}{\rightarrow} f: 4(s)$ $\rightarrow 4(i)$	read C_read Invalid write C_write
VC++	Why: uniformity and predictability to applications that	run Applications and Libraries
Concurrency Runtime	simultaneously <b>Pro</b> : cooperative task scheduling (work-stealing algorit cooperative blocking <b>Architecture</b> : PPL (Parallel Patterns Library) - fine grain Asynchronous Agents Library - coarse grained concurrency::parallel_for_each	hm), ied, Concurrency Runtime Resource Manager Operating System
vs	<b>OpenMP</b> (included in VC++, VS2015 supports 2.0)	Concurrency Runtime
	or parallel algorithms that are iterative	dynamic scheduler that adapts to available resources
	and matches the available resources on the system	and adjust degree of parallelism as workloads change
	for high-performance computing	easy for recursive problems

Parallel program	mming with C++ (std	::)			
thread	A thread is a single stream of control flow of a program.				
	low-level, data exchange must be synchronized, is started automatically in constructor (in C++)				
	uncaught exceptions in thread -> termination of entire program, static/global variables for each thread				
Executable obj	a) function object (	functor)	0	obj is copi	ed as the arguments
	b) lambda expressio	on			
	<li>c) pointer to a function</li>	tion			
e.g functor	<pre>#include <thread></thread></pre>		s	std::thr	read t1(execObj, "param");
	<pre>void execObj(std::s</pre>	string text) {	t	t1.get_i	id(); // unique thread id
	<pre>std::cout &lt;&lt; tex</pre>	t << std::endl	.; } t	t1.join(	(); // returns when finish
e.g. lambda	auto task = [param1	.,&param2,] { .	} f	for (i=0	0; i <nthreads; i++)="" th="" {thread(task)};<=""></nthreads;>
e.g. Matrix	for (row = 0; row <	n; row++) //	no syn	nch need	led
multiplication	for (column = 0; c	olumn < n; col	lumn++)		
	c[row][column] =	create_thread(	(dot_pr	roduct(g	<pre>get_row(a, row), get_col(b, col)));</pre>
mutex	a lockable object that is d	esigned to signal w	vhen criti	ical sectio	ins of code need exclusive access, preventing
mutual exclusion	other threads with the sa	me protection from	n executi	ing concu	rrently and access the same memory locations.
IOCK	a. Isn't looked: lock mu	itex	al a d		mutex mtx;
	b. locked by other thre	ad: wait until unio	CKEO		m(X.10CK();
	C. TOCKED by this thread	1: deadlock, unden	ined bena	aviour	mty uplock().
	Plack the colling thread u	IL notified to rea	umo Itur		mcx.unilock();
condition_variable	BIOCK the calling thread u	ntil notified to rest	ime. It us	ses a uniq	ue_lock (over a mutex) to lock the thread
declare	blocks until potified		Conuic	.10n_var	Hable ReduingAllowed;
Walt	blocks until hotified		unique		d wait(lock):
notify	wake up a blocking thread	4	readin		ad notify one(): // or notify all()
async and future	async: initiates a compute	ation and returns (t	two mod	les launch	pression launch: deferred)
async and rucure	future: return type of asn	vc·get()->hlock	s until th	ne result i	savailable
nro	exception does not end in	<u>a crash</u> can be ca	ught in g	get()	
e pro	auto fut1 = asvnc()	aunch::asvnc.	&funct	1. 35):	<pre>// asynch. started immediately</pre>
c.g.	auto fut2 = async(1	aunch::deferre	ed, &fu	unct1, 3	35); // deferred, started with get
	<pre>cout &lt;&lt; fut2.get()</pre>	<< endl; // wa	aiting	, .	
	<pre>cout &lt;&lt; fut1.get()</pre>	<< endl; // wa	aiting		
packaged_tasks	a packaged task wraps a c	allable element an	nd allows	its result	to be retrieved asynchronously
	not started automatically	, contains a <b>stored</b>	task (e.g	g. functior	n) and a <b>shared state</b> (e.g. int)
e.g.	<pre>// create task for</pre>	calling fibred	c, argu	ument of	fibrec has to be defined later
	<pre>packaged_task<size_< pre=""></size_<></pre>	t(size_t)> tas	sk1(&fi	<pre>brec);</pre>	
	auto fut1 = task1.g	<pre>get_future(); /</pre>	// futu	ire for	getting result
	// create task for	calling tibre	c, argu ⊃(hind(	ument of	tibrecis bound to 35
	packageu_task <size_< th=""><th><math>\tau(void) &gt; \tauask</math></th><th>2(<b>Dina</b>(</th><th>aribrec</th><th>gotting posult</th></size_<>	$\tau(void) > \tauask$	2( <b>Dina</b> (	aribrec	gotting posult
	// call task1 in a	narallel three	ad (mov	ve semar	ptic)
	thread th(move(task	(1), 35); // h	int for	the co	ompiler to 'move' instead of '='
	<pre>task2(); // call ta</pre>	sk2 in this tr	read		
	<pre>cout &lt;&lt; fut1.get()</pre>	<< endl; // ge	et resu	ult of t	ask1
	<pre>cout &lt;&lt; fut2.get()</pre>	<< endl; // ge	et resu	ult of t	ask2
	<pre>th.join(); // this</pre>	treads waits o	on para	allel th	nread th
Synchronization	atomic_xyz	all accesses are at	omic (are	e not inte	rrupted)
primitives	atomic_flag	atomic bool but lo	ock-free		
	once_flag	used in call_once,	, makes s	sure that o	only one parallel threads executes the function
	recursive_mutex	allows a thread co	omputing	g a recursi	ve function to reenter a critical section
	lock_guard	locks a critical sec	tion; very	y simple ι	usage; the only state is locked
	unique_lock	needs its unique r	mutex ob	oject; hano	dles both states: locked and unlocked
assign operator	C& operator = (co	onst C&c) { x=0	c.x; r	return *	<pre>this; }</pre>
move operator	C& operator = (C	&& c) { x=c.x;	; c.x=0	); retur	<pre>n *this; }</pre>
serial vs. parallel	serial for loop, no paralle	I algorithms in C++	11/14	parallel fo	<b>or loop</b> , (since C++17)
for loop	sequentially ordered step	S	i	any order	
	e.g. reading n integers fro	m a sequential file	e (	e.g. same	task for each element of an array
Support	I C++17 standards, most al	gorithms have over	rloads th	at accent	execution policies (seg/par/par_unseg)

OpenMP					
OpenMP	A standard for directive based parallel programn	ning, for FORTRAN and C++			
	support for concurrency, synchronization, data ha	andling> mutexes, condition variables, data scope, init			
Programming	directives are based on the <b>#pragma</b> compiler directives are based on the <b>#pragma</b> compiler direction of the second sec	ectives (e.g. #pragma omp directive [clause list])			
Model	execute serially until the parallel directive, which	creates a group of threads (#pragma omp parallel [])			
	the main thread that encounter the parallel direct	tive becomes the <b>master</b> of this group of threads (id=0)			
Clause List	Conditional Parallelization - if -> check if threads r	need to be created, evaluated at runtime			
	Degree of Concurrency - num_threads(integer ex	pr) -> number of threads			
	Data Handling - private (variable list) -> variables are local to each thread T				
	<b>firstprivate (variable list)</b> -> local variable, but initialized before the parallel directive				
	shared (variable list) -> variables	s are shared across all threads			
	threadprivate (variable list) -> va	ariable is private to a thread			
	Default Clause - allows to affect the data-sharing	attribute of variables			
	default(shared) -> each currently visible varia	able is shared (unless threadprivate or const)			
	default(none) -> shared if (explicitly listed	within construct    threadprivate or const    for loop)			
	Reduction Clause - specifies how a variable is com	bined into a single copy after the master exits			
	reduction(operator: variable list) - operators	5: +,*,-,&, ,^,&&,			
e.g.	int main() { // serial segment				
	const int npoints = 1000000; int	t sum = 0; srand(clock());			
	$\int \frac{1}{\sqrt{2}} \int \frac$	nthread create( internal thread name ):			
	(//  omp - /  for  (1-0, 1 < 0, 1++))	pen eau_ereace(,incernal_en eau_name,),			
	#pragma omp for				
	for (int i = 0; i < npoints; i+-	+) {			
	double rand $x = rand()/double$	(RAND MAX);			
	if (((rand_x-0.5)*(rand_x-0.5	(5)) < 0.125)			
	sum ++;				
	}				
	} // serial segment				
	<pre>cout &lt;&lt; setprecision(10) &lt;&lt; 4*sum/</pre>	<pre>double/npoints) &lt;&lt; endl;</pre>			
concurrent	<pre>#pragma omp for [clause list] { }</pre>	parallel iterations on threads; clauses: private, firstprivate,			
tasks		lastprivate, reduction, schedule (static, dynamic, guided,			
	the sections [s]ause list](	runtime), nowait (no implicit barrier at loop end), ordered			
	#pragma omp soction	non-iterative parallel task assignment			
	/* structured block 1 */	code sections be divided among threads			
	#pragma omp section				
	/* structured block 2*/ }				
	<pre>#pragma omp parallel shared(n) { }</pre>	execute code in parallel, creates a group of threads			
synchronization	#pragma omp <b>barrier</b>	synchronize all threads in a team, wait until all			
	<pre>#pragma omp single [clause list]</pre>	executed on a single thread (not necessarily on master)			
	#pragma omp master	only master thread should execute a section			
	<pre>#pragma omp critical [(name)]</pre>	this code is only executed on one thread at a time			
	#pragma omp <b>atomic</b>	memory location will be automatically updated			
	#pragma omp ordered	for loop should be executed like a sequential loop			
	<pre>#pragma omp flush [(variable list)]</pre>	all threads have the same view for shared objects			
merge directive	<pre>#pragma omp parallel for shared(n) {}</pre>	}			
nest directives	<pre>#pragma omp parallel for shared(a,b,c</pre>	c) num_threads(4) {			
	for(int i = 0; i < 128; i++)				
	<pre>#pragma omp parallel for shared</pre>	(a,b,c) num_threads(4) {}			
	}				
	it is not allowed to bind to the same parallel direc	tive for 'for', 'section', and 'single'			
	per default, each inner 'for' directive generates a	logical team which is still executed by the same thread			
	otherwise set OMP_NESTED to TRUE				

Performance Metrics for Parallel Systems					
Analytical	Sequential Runtime: Evaluated by its runtime,	Paralle	Runtime depends on:		
Modeling	identical on any serial platform	input s	ze n, number of processors p, cor	mmunication param	

	Explanation	1	Formula Example: adding			
n	input size			n numbers		
p	number of	processors		on p processors		
$T_s$	Serial runti	me: time elapsed on a sequential computer	$W = \Theta(T_s)$	$T_S = \Theta(n)$		
T <sub>p</sub>	Parallel run to the end o	time: time elapsed from the start of first processor of the last processor	$T_p = \frac{W + T_O(W, p)}{p}$	$T_p = \frac{n}{p} + 2\log p$		
T <sub>O</sub>	Parallel Ove	erhead: total time of all processors combined when	$T_0 = p * T_p - T_s$ $= T_c * f * (n-1)$	$T_o = p \log p$		
S	Speedup: R	atio of the serial runtime of the best serial algorithm	$\frac{1}{T_{s}} \frac{1}{W} \frac{1}{pW}$	n		
5	to the paral	lel algorithm	$S = \frac{S}{T_p} = \frac{1}{T_p} = \frac{1}{W + T_p(W, p)}$	$S = \frac{n}{n+2\log n}$		
	lower bound: 0: upper bound: should be by p:			$p + 2 \log p$		
	superlinear due to caching and exploratory decomposition		T S Ideal Speedup			
			Realer Speedup p			
Ε	Efficiency: S	Speedup per processor	$-S T_s 1$	_ 1		
			$E = \frac{1}{p} = \frac{1}{p * T_P} = \frac{1}{1 + \frac{T_O}{T_S}}$	$E = \frac{1}{1 + \frac{2p\log p}{n}}$		
Cost	Cost: amou	nt of total work	$Cost = p * T_P \ge W$			
Cost	a parallel sy	stem is cost optimal if	$Cost = \Theta(W)$	n = W		
opt	cost of solvi	ing problem on a parallel computer is asymptotically	$\rightarrow E = \Theta(1)$	$= \Omega(p \log p)$		
	identical to	serial cost				
K	efficiency co	pefficient	$K = \frac{E}{1 - E}$			
iso-E	What is the	rate at which the problem size W must increase to p	W = f(p)	$W = K p \log p$		
	to keep the	efficiency fixed. This rate determines the scalability	$\rightarrow  W = K * T_O(W, p)$	$f(p) = \Theta(p \log p)$		
	of a system.	. The slower/smaller the better. (high scalable)	$W = \Omega(p)$			
Scala	bility of Pa	arallel Systems				
Amda	hl's Law	$W = f * W + (1 - f) * W = \Theta(T_{c})$	W: total work			
		W <sub>sea</sub> W <sub>nar</sub>	$W_{seq}$ : sequential/serial work (nor	n-parallelizable)		
fixed v	vorkload	$W_{seq} = [0, 1]$	$W_{\rm ner}$ : parallel work			
improv	ve runtime	$f = \frac{W}{W} \in [01]$	f: fraction of sequential work			
α	)=1 p=2	$T = W = W_{par} = f \cdot W + (1 - f) \cdot W$	j i nacion ol sequencial noric			
		$I_p = W_{seq} + \frac{1}{p} = f * W + \frac{1}{p}$	Der sequentielle Anteil $(f)$ begre	nzt den Speedup bei		
		$r_s = T_s = W$ $p$	vielen Prozessoren.			
		$S = \frac{1}{T_p} = \frac{1}{f_p + W} + (1 - f) * W = \frac{1}{f(p - 1) + 1}$				
+		$f = f + \frac{p}{p}$				
`♥ [		$\lim_{p \to \infty} S = \frac{1}{f}$				
Gusta	fson's Law	$T_P = T_{seq} + T_{par}$	$T_{seq}$ : time for the sequentiel wor	k		
fixed r	untime	$\sigma = \frac{T_{seq}}{\sigma} \in [0, 1]$	$T_{par}$ : time for the parallel work			
increa	se work & p	$U = \frac{1}{T_P} C[0,1]$	S': scaled speedup			
р	p=1 p=2	$T_P = \sigma * T_P + (1 - \sigma) * T_P$				
		$S' = \frac{T_p(p * W, 1)}{T_p(p * W, 1)} = n - (n - 1) * \sigma$	based on data paralellism			
		$3 - \frac{1}{T_p(p * W, p)} - p - (p - 1) * 0$				
t						
Karra F			T workpad time for each in			
Karp-H	latt	$T_P(W,p) = T_{sea}(W) + T_{over}(W,p) + \frac{T_{par}(W)}{1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +$	<i>i<sub>over</sub></i> : overnead time for each pro			
in church			e: karp-natt metric -> from relati	ve speedup		
includ	es	$T_{-1}(W, 1) = 1 = \frac{1}{2} - \frac{1}{2}$	e ist kompatibel zu f			
overhe	890	$S = \frac{p(n+1)}{T(M,p)} = \frac{1}{1-e} \rightarrow e = \frac{S}{1} \frac{p}{1}$				
		$1_{p(vv, p)} e + \frac{1-e}{n} \qquad 1 - \frac{1}{n}$				
		F 7				

ZHAW/HSR	Druckdatum: 05.07.18	TSM_ProgAlg
Big-O-Notation	$g(x) = O(f(x)) \text{ oder } g(x) \in O(f(x))$	0 = 0 bergrenze
	$g(x) = \Omega((x))$	$\Omega = Untergrenze$
	$q(x) = \Theta(q(x)) = O(q(x)) \land O(q(x))$	$\Theta = Obergrenze$ und Untergrenze
	$g(x) = O(u(x)) = O(u(x)) / \Omega(u(x))$	$x_0 = Startwert$
		c = Konstante
		$\forall_x \ge x_0 :  g(x)  \le c f(x) $
Bsp	$g(x) = 7x^2 + 5$	$O(mergesort) = n * \log n$
	$f(x) = x^2$	$\Omega(any \ sort) = n * \log n$
	$c = 8, ab x_0 = ?$	$\Theta(mergesort) = n * \log n$
General	Es ist schwierig über kleine Instanzgrössen, das Wach	stum in grossen Instanzgrössen vorauszusagen.
	Für verschiedene Instanzgrössen, werden oft verschie	edene Algorithmen angewendet.
scalable parallel	$T_0$ grows sublinearly with W	a scalable parallel system can always be made cost-
system	$W \uparrow \Longrightarrow E \uparrow$	optimal if the number of processing elements and the
	$W \uparrow and p \uparrow \Rightarrow E const$	size of the computation are chosen appropriately
Efficiency	Fixed problem size W	Fixed number of processing elements p
	│ <b>▲</b> _	<b>▲</b> _
	$p \uparrow \Longrightarrow T_{O} \uparrow \Longrightarrow E \downarrow$	
		$n \mapsto E$
	n n	W
		· +→
Degree of	maximum number of operations (tasks) that can be	e.g. Gaussian elimination $W = \Theta(n^3)$
Concurrency	executed simultaneously at any time in a parallel	$C(W) = O(m^2) = O(W^2) < O(W)$
_	algorithm.	$C(W) = O(U) = O(W^3) < O(W)$
		$W=\Omega\left(\mathrm{p}^{rac{3}{2}} ight)$ at least, to use them all
Minimum	$\frac{d}{d}T_{P} = 0$ , let $p_{0}$ be the value of $p$ as determined by the	his equation e.g. adding n numbers
<b>Execution Times</b>	dp ( $M + T (M - m)$	d n 2
	$T_{p}(p_{0}) = \frac{W + T_{0}(W, p)}{W + T_{0}(W, p)}$ , if $p_{0} < 1$	$C(W) \qquad \qquad \frac{1}{dp}I_p = -\frac{1}{p^2} + \frac{1}{p} = 0$
	$T_{p}^{min} = \begin{cases} T_{c}^{min} \\ p \end{cases} p$	$T_P^{min} = 2\log n$
	$T_{p} = \begin{pmatrix} T_{p} \\ T_{0} \\ \end{pmatrix} = \begin{pmatrix} W + T_{0} \\ W \\ \end{pmatrix} = \begin{pmatrix} W + T_{0} \\ W \\ \end{pmatrix}$	
	$\begin{bmatrix} I_P(\mathcal{C}(W)) - \overline{\mathcal{C}(W)}, e \end{bmatrix}$	ise
Minimum Cost-	$T^{cost_opt} = O(W)$	$n_{r} = \frac{n}{2}$ Cost - n T <sup>min</sup>
optimal	$I_p = \Omega\left(\operatorname{vv}\frac{f^{-1}(W)}{f^{-1}(W)}\right)$	$p_0 = 2$ , $cost = p_0 r_p$
execution time		not cost-optimal

DAG (directed, acyclic graph)	Example 1	Example 2	
Nodes	<i>N</i> = 15	N = 64	<i>N</i> = 36
Height	$n = \log_k(N+1) = 4$	$n = \sqrt{64} = 8$	$n = \frac{\sqrt{1+8N} - 1}{2} = 8$
Degree of Concurrency	$C(W) = 2^{n-1} = 8$	C(W) = n = 8	C(W) = n = 8
max. speedup $p = \infty$	$S = \frac{T_S}{T_P} = \frac{N}{n} = \frac{2^n - 1}{n}$	$S = \frac{n^2}{2n - 1}$	$S = \frac{N}{n} = \frac{n+1}{2}$
$p = \frac{C(W)}{2}$	$S = \frac{N}{n+1} = \frac{2^n - 1}{n+1}$ $E = \frac{S}{p} = \frac{\frac{2^n - 1}{n+1}}{\frac{2^{n-1}}{2}} = \frac{2^n - 1}{2^{n-2}(n+1)}$		

Heterogeneous	Shared Memory System (HSMS)				
OpenCL	framework to run code on GPU				
Performance	By Frequence (higher clock circuit rate): voltage reduction needed -> at its limit				
Increase	By number of cores: parallel coding needed				
	By heterogeneity: handle different workload characteristics on different architectures				
Workloads	control intensive (e.g. searching, sorting, parsing) -> best with CPUs				
	data intensive (e.g. Image processing, simulation, modelling, data mining) -> best with GPUs				
	compute intensive (e.g. iterative methods, numerical methods, financial modeling)				
HSA	Heterogeneous System Architect -> combine CPUs, GPUs, DSPs (Digital Signal Processing), FPGAs				
	-> better performance and lower power consumption				
Architecture	SIMD (single instruction on multiple data) and Vector Processing (pipelining computation over long data)				
	Hardware Multithreading (independent instruction streams (threads) are executed concurrently				
	Simultaneous Multithreading (SMT) or Temporal Multithreading				
	Hyperthreading = 4 physical cores results in 8 logical cores				
	Multi-Core Architectures (both CPUs and GPUs)				
	Systems-on-Chip (SoC) and the APU Accelerated Processing Unit (mix of CPU and GPU)				
<b>GPU Architecture</b>	[Compute Unit] Compute Unit] GPUs tend to be heavily multithreaded, are design for process graphics				
	Compute Unit Compute Unit Components				
	Compute Unit (streaming multiprocessors, local memory: needs synch)				
	GDDR (Global) Internal and external bus system				
	Global memory: no synch				
Types	C++ AMP (Accelerated Massive Parallelism) – open spec from Microsoft – based on DirectX 11, CPU fallback				
	CUDA (Compute Unified Device Architecture) – from NVIDIA – supports C, C++ and Fortran, nvcc compiler				
	OpenACC – from Cray/CAPS/NVIDIA/PGI – supports C, C++ and Fortran – pragma compiler directives				
	OpenCL – from language C99 – 3 major code blocks – fastest – most complicated				
OpenCL	CPUs GPUs Block 1: Device program: kernels and subroutines				
	performance increases Intersection Intersection operation executed by the work items (vector_add)				
	C99 based syntax with vector operations				
	Block 2: Host program: device and kernel preparation				
	Multi-processor programming – Graphics APIs and Shading				
	e.g. OpenMP Languages creating contexts and command queues				
	compiling OpenCL device programs				
	Block 3: Host program: data and program enqueing				
	Open. royalty-free standard for portable, parallel programming of helerogeneous data allocation and management / filling in cmd queues /				
	setting kernel arguments / running kernels / event handling				
Summary	portable and high-performance framework, for computationally intensive algorithms, use all ressources				
	efficient parallel programming language, C99 with extensions for task and data parallelism, built-in functions				
	defines hardware and numerical precision requirements				
	open standard for heterogeneous parallel computing				
e.g.	<pre>OLLData OC1 = 1n1tOLL("./edges.cl", "edges"); nnasassOC1(as1 image out2 bFilter vFilter fSize);</pre>				
	// OpenCL_kennel				
	kernel void edges( read only image?d t sourcewrite only image?d t dest				
	constant int* hEilter. constant int* vEilter. int fSize. sampler t sampler)				
	{				
	<pre>const int w = get global size(0); // number of global work items</pre>				
	<pre>const int col = get_global_id(0); // global work item id</pre>				
	uint4				
	•••				
	<pre>write_imageui(dest, coords, p);</pre>				

Decomposition	and mapping te	chniques				
Parallel Algorithm		dependency grag	h (DAG)	par	allel processos	processors
Design						•
					n	
	d	ecompose		map	$p_1$	
	Problem	$t_4$	ta		n	
			$\mathbf{N}$			process
		$t_{5}$				mapping
Steps	1. decompos	<b>e</b> in pieces of work (tasks	s) which ca	n be perform	ned concurrently	
	fine-graine	d: large number of tasks	-> better l	oad balance		
	coarse-gra	ined: medium number of	f tasks	1.2		
	2. map this ta	asks to processors (e.g. to	ask 1,2 and	i 3 can run in	parallel)	
	goal: reduc	an number of processes				
	3. manage ac	cess to shared data	Verneuu			
	4. process ma	apping (not important in	our course	2)		
Granularity	number of tasks int	o which a problem is dec	omposed			
Degree of	number of tasks tha	at can be executed in par	allel, may	change durin	g execution	
Concurrency	maximal degre	e of concurrency = m	aximum 1	umber of t	asks at any poi	nt during execution
		average degree of	concurre	$ncy = \frac{total}{dt}$	amount of wor	<u>·k</u>
Critical Dath	the loweth of the low			<u> </u>	ical path length	l
	the length of the loi	ngest path in a task depe	ndency gra	apn -> snorte	st time of execut	ION
Task interaction	the graph of tasks (	nodes) and their interact	ions/data	exchange (ed	ges) is referred t	o as a task interaction
graph	graph		iono, aata	67.61.61.86 (66	.800, 10 1 01 01 00 0	
		A b		0		2 • 3
	Task 0 $\begin{bmatrix} 0 & 1 & 2 & 3 \end{bmatrix}$	4 5 6 7 8 9 1011		•	1	
						$\mathbf{X}$
					$\langle \rangle$	$\langle \rangle$
				4	5	$\setminus 6$
						7
				ě.		• •
	Task 11			8	9	10 11
Decomposition	Recursive decompo	<b>sition:</b> divide-and-conqu	ier strateg	y, with recurs	sion (e.g. min of a	ı list)
techniques	Input/output/inter	mediate data partitionir	<b>ng:</b> devide	data in differ	ent part	
	-> assign tasks to th	ese partitions (e.g. matri	x mult), ea	ich output ca	n be computed a	s a function of the input
Manning	In general, the num	ber of tasks is bigger that	n the proc	essing eleme	uzziej nts -> manning is	needed
Mapping	Goal: minimize over	rhead (communication a	nd idling) -	> often contr	adicting	needed
	Static Mapping		10 101118/	Dynamic Ma	apping (Dynamic	Load Balancing)
	tasks are mapped to	o processes a-priori		tasks are ma	apped to process	es at runtime
	we should know the	e size of each task				
	data partitioning	task graph	hybrid	centralized	(Master/Slave)	distributed (Pipeline)
	row/column/	partitioning		master man	ages tasks	process send/receive
	block(grid)-wise	opt.map = NPC		slave execut	e tasks	work from others,
	Cyclic, block-cyclic	binary tree		e.g. sort ent	ries in each row	no pottleneck
Minimize	Maximize data loca	lity -> reuse intermediate	e data		ntention and bot	-snots
Interaction	Minimize volume of	f data exchange		Overlanning	computations w	ith interactions
Overhead	Minimize frequency of interactions			-> use non-blocking communication, multithreading		



	shared memory systems	distributed memory systems		
	Interconnection Network	for problems requiring vast amounts of data or computation		
Task execution	tasks are carried out by threads	tasks are carried out by <b>processes</b>		
Memory /	each thread has private memory	processes have their own address space and can communicate		
Communication	and access to shared-memory	to each other by different concepts: message passing, pipes, remotely shared-memory		
Properties	cost of scaling the interconnect is very high	interconnects are inexpensive		
	large crossbar switches are very expensive	coarse-grained computations usually don't need a lot of shared memory		
Examples		hypercube/toroidal mesh		
MapReduce	<ul> <li>introduced by Google in 2004 for large data</li> <li>adopted for C++, C#, F#, Erlang, Java, Pytho</li> </ul>	a set		

Model	adopted for C++, C#, F#, Erlang, Java, Python,				
	OpenSource Impl: Hadoop by Apache				
	map: execute a function on all items of an input list				
	reduce: take key-value and reduce to associated value				
	reduce				
	e.g. compute the number of words for all available word lengths				
MPI: Message	Standardized and portable message-parsing system for parallel computing architectures				
Passing Interface	Language: in C and Fortran, adopted for Python and Java				
	Implementations: MPICH, Open MPI, Microsoft MPI				
	Cons: consider communication cost				
Structures	asynchronous paradigm: all concurrent tasks execute asynchronously				
	lossely synchronous model: tasks are synchronize to perform interactions				
	between these interaction these interations, tasks execute completely asynchronously				
	SPMD model: most message-passing programs are written using Single Program Multiple Data model				
Example:	int main(int argc, charr argv[]) { int numprocs, mvid; \$(MSMPI_BIN)mpiexec.exe -n 10 "\$(TargetPath)"				
Greetings	<pre>MPI_Init(&amp;argc, &amp;argv); // initializes MPI environment, eval cmd line args</pre>				
	MPI_Comm_size(MPI_COMM_WORLD, &numprocs); // determines the number of processes				
	<pre>if (myid == 0) {</pre>				
	<pre>const int bufLen = 100; char greeting[bufLen];</pre>				
	<pre>cout &lt;&lt; "processs " &lt;&lt; myid &lt;&lt; " of " &lt;&lt; numprocs &lt;&lt; " processes!" &lt;&lt; endl; for (int i = 1) i &lt; numprocs i i ) (</pre>				
	<pre>tor (1nt 1 = 1; 1 &lt; numprocs; 1++) {     // receives a message: receives a buffer with n-elements from a source</pre>				
	<pre>// blocks until received, order of one sender is kept (nonovertaking)</pre>				
	<pre>MPI_Recv(greeting, bufLen, MPI_CHAR, i, 0, MPI_COMM_WORLD, MPI_STATUS_IGNORE);</pre>				
	<pre>cout &lt;&lt; greeting &lt;&lt; endl; }</pre>				
	} else {				
	<pre>stringstream ss; ss &lt;&lt; "process " &lt;&lt; myid &lt;&lt; " of " &lt;&lt; numprocs &lt;&lt; " processes!";</pre>				
	<pre>string greeting(ss.str()); // sends a message: send a huffer with n-elements to a destination</pre>				
	<pre>// blocks until received (non-buffered) or fully copied to internal buffer(buffered)</pre>				
	<pre>MPI_Send(greeting.c_str(), (int)greeting.size() + 1, MPI_CHAR, 0, 0, MPI_COMM_WORLD);</pre>				
	} MPT Finalize(): // terminates MPT, clean-up environment, should return MPT SUCCESS				
	return 0;				
1/0	MPI_COMM_WORLD -> allows access for all processors to stdout and stderr, allows access for $p_0$ to stdin				
	order of process is unpredictable -> I/U should be done with process U				

ZHAW/HSR

#### Druckdatum: 05.07.18

Buffering/				Comma	nd	Pro	Cons		
Blocking	Non-Bu	ffered –	- blocking	Ssend		simple, safe	idling and deadl	ocks	
determined by	Buffere	d (on re	ceiver) – blocking	Bsend		less idling	block during ser	nd	
implementation	Non-Bu	Buffered – non-blocking Isend non-blocking ensure semantic							
	solve dea	adlocks	with MPI_Sendrecv C	or MPI_Se	ndred	v_replace			
	use MPI_	Test to	check if an operation	on has fir	nisheo	d			
	use MPI_	Wait to	wait until an opera	tion has t	finish	ed			
	use MPI_	Status	variable to get infor	mation a	about	MPI_Recv ope	ration		
	use MPI_	Get_cou	nt to get the count	of data it	tems	received			
Buffer (aus Sicht	Externer	Buffer:	Buffer meines Prog	ramms					
von MPI)	Internen	Buffer:	Buffer von MPI						
Debug MPI	run with	one or	two processes, run	all proce	sses	on a single com	puter, use assert	ions	
	use sync	hronou	s instead of buffered	d commu	unicat	tion, attach det	bugger to one of t	these p	rocesses
Communicator	Defines a	a set of	processes that are a	allowed t	o cor	nmunicate with	each other (intr	a-com	munication)
MPI_Comm	A proces	s can be	elong to multiple co	mmunica	ation	domains			
_	Default C	Default Communicator MPI_COMM_WORLD includes all processes							
Processor	The programmer cannot explicitly specify how processes are mapped onto processors-> job of MPI library								
Mappings	Supporte	ed Topo	logies: k-dim. Mesh	, arbitrar	ry gra	ph, dist graph			
Partitioning	use MPI_	Comm_sp	lit to split processe	es into ce	ertain	subset			
lopologies	use MPI_	Cart_cr	eate to create new	commun	icato	rs from old one	s (MPI_Cart_coo	ra, MF	I_Cart_rank)
	use MPI_cart_snift to shift data in a cartesian topology								
Collective	USe MP1_Cart_sub to form lower-dimensional grids								
Communication	Barrier	synchro		M	PT BC	ast(buf count	datatype source	comm	
Operations	Broadca	ast: one		M	DT Ro	duce(sendbuf r	ecvbuf count da	tatune	on target comm)
operations	Reducti	on: red	uce, all-reduce	M	PI_Al	lreduce(sendbul)	f,recvbuf,count	,datat	ype, op, comm)
	Prefix-s	um		М	PI_Sc	an(sendbuf,rec	vbuf,count,data	type,o	p,comm)
	Persona	alized co	omm: gather and sca	atter M	MPI_Gather(sendbuf,sendcount,sendType,recvbuf,recvcount) MDI_Alleather_MDI_Sector_MDI_Alleall				
	MPI_Allgather, MPI_Scatter, MPI_Alltoall								
	all processors in a communicator must call these operations								
Reduction	Operati	on		Mea	aning	,		Data	tynes
Operations	MPI_MAX	, MPI_M	IN, MPI_SUM, MPI_P	ROD Max	Maximum Minimum Sum Product		Cinte	gers and floats	
	MPI LAN	D, MPI	LOR, MPI LXOR	Logi	ical A	ND Logical OR		Cinte	ogers
	MPI BAND, MPI BOR, MPI BXOR			Bit-v	Bit-wise AND Bit-wise OB Bit-wise XOB		Cinte	gers and hyte	
	MPI MAX	LOC, MP	MPT_MTNLOC max min_min_min_min_value_locationData_pairs			nairs			
MPI Version	- MDL 1	1004		Шал	<u></u>	, min-min value		Data	pans
		2000	UThreads Auso ru	nononN	10 00	a Noda			
	IVIP1-Z	2000	+ I/O parallel accer	n openiv ss to filos		a Noue			
		2012	1012 CLU Dindings						
	10171-3	2012	2  - Utt Dilluligs						
			+ One-sided communication (RemoteMemoryAccess)						

### **Collective Communication**

Data Exchange	Designing parallel algorithms on a distributed-memory system <b>requires data exchange between processes</b> . This exchange can significantly <b>impact the efficiency</b> because of interaction delays.						
efficient impl.	Improve per	formance, red	duce development eff	ort and	cost, im	prove software q	ualitity
Overhead	due to idling	, contention	(conflict), communicat	ion and	excess	computation (not	: performed by serial)
Cost	depends on:	communicat	ion model, network to	pology,	data ha	andling & routing	(e.g. cut-through), protocols
Message	Startup time	t <sub>s</sub> : time sper	nt at sending and rece	iving no	des		
passing costs	Per-hop time	$t_h$ : function	of number of hops an	d includ	es facto	ors like switch late	encies, network delays, ets.
	Per-word tra	nsfer time $t_{\mu}$	,: overheads by the m	essage l	ength: k	pandwidth of links	s, error checking/correction.
	Communication cost $t_{comm} = t_s + l * t_h + m * t_w$ (size <i>m</i> , point-to-point messaging)						
	Simplified cost model $t_{comm} = t_s + m * t_w$ ( $t_h$ is often very small)						
Overview of	What data i	s spread?	Same data is sent to all nodes Personalized data is sent to different nodes				
Global			Broadcast Personalized				
Communication	How is rece	ved	Aggregated Reduced			Aggregated	Reduced
	data handle	d?	(glued togehter) (combined)				
	Who is	One-to-all	One-to-All Broadcast			Scatter	
	sending to	All-to-one			Gather	All-to-One Reduction	
	whom	All-to-All	All-to-All Broadcast	All-Re	educe	<b>Total Exchange</b>	All-to-All Reduction
Lowerbound	number of messages * avg. number of links 1. Find formula for the lower bound for an algorit				ower bound for an algorithm		
	<i>p</i> * <u>number of links</u> 2. Calculate it for the different comm. systems						

Process p	Linear-Array / Rings	Two-dim. mesh	Hypercube $p = 2^d$
3 = p - 1		Row, cols: $\sqrt{p}$	$dim: d = \log p$
One-to-All BroadcastAll-to-One Reduction00M01 $\xrightarrow{one-to-all broadcast}{1}$ 12 $\xrightarrow{all-to-one reduction}{2}$ 233M	Naïve O(p-1) Better (recursive doubling) $O(\log p)$		$O(\log p)$ $T = (t_s + mt_w) * \log p$
All-to-All Broadcast (All-Gather)All-to-All Reduction $0$ $M_0$ $1$ $M_1$ $2$ $M_2$ $M_2$ $M_2$ $M_3$ $M_3$ $3$ $M_3$	Efficient approach Send data in each step to the neighbour O(p-1) $T = (p-1)(t_s + mt_w)$	$T = 2t_s(\sqrt{p} - 1) + mt_w(p - 1)$	1. Rows $\sqrt{p} - 1$ ) $(t_s + mt_w)$ 2. Columns $\overline{p} - 1$ ) $(t_s + mt_w \sqrt{p})$ $T = t_s \log p + mt_w (p - 1)$
All-Reduce $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	inefficient approach all2one reduction + one2all broadc. better approach all2all broadc without incr size of m	$T_{hyper} = (t_s + t_s)$	⊦ mt <sub>w</sub> ) log p
Prefix-Sum       0 $M_0$ 0 $M_0$ $metix-1$ $M_0 + M_1$ 1 $M_1$ $sum \rightarrow 2$ $mitode mitode m$	all2all broadcast but only with labels less or equals to k		
Scatter (One-to-All personalized communic.)Gather0 $M_0 \dots M_3$ 0 $M_0$ 11 $\xrightarrow{scatter}$ 1 $M_1$ 2 $\xrightarrow{gather}$ 2 $M_2$ 3 $\xrightarrow{3}$ $M_3$		$T = t_s \log p + T = \Omega(mt_v)$	$\frac{mt_w(p-1)}{v(p-1)}$
Total Exchange e.g. transpose a matrix           (All-to-All Personalized Communication)         0 $M_{0,0} \dots M_{0,3}$ 0 $M_{0,0} \dots M_{3,0}$ 1 $M_{1,0} \dots M_{1,3}$ $\stackrel{total}{exchange}$ 1 $M_{0,1} \dots M_{3,1}$ 2 $M_{2,0} \dots M_{2,3}$ 2 $M_{0,2} \dots M_{3,2}$ 3 $M_{3,0} \dots M_{3,3}$ 3 $M_{0,3} \dots M_{3,3}$	$T_{ring} = \left(t_s + \frac{t_w mp}{2}\right)(p-1)$	$T_{Mesh} = (2t_s + m)$ $T_{naive hyper} = \left(t_s\right)$ $T_{better hyper} = (t_s)$	$npt_{w})(\sqrt{p}-1)$ $s + \frac{t_{w}mp}{2} \log p$ $s + t_{w}m)(p-1)$

## **PARALLEL ALGORITHMS**

Numerical Algo	rithms	
Dense Matrix-Vector Multiplication	Gegeben: $A: n \ge n - Matrix$ $x, y: n \ge 1 - Vector$ Gesucht: $y = A \ge x$	$p \underbrace{\left\{ \begin{pmatrix} A_{0,0} & A_{0,1} & A_{0,2} & A_{0,3} \\ A_{1,0} & A_{1,1} & A_{1,2} & A_{1,3} \\ A_{2,0} & A_{2,1} & A_{2,2} & A_{2,3} \\ A_{3,0} & A_{3,1} & A_{3,2} & A_{3,3} \end{pmatrix}}_{A} \times \underbrace{\begin{pmatrix} \mathbf{x}_{1} \\ \mathbf{x}_{2} \\ \mathbf{x}_{3} \\ \mathbf{x}_{4} \end{pmatrix}}_{\mathbf{x}} = \underbrace{\begin{pmatrix} \mathbf{y}_{1} \\ \mathbf{y}_{1} \\ \mathbf{y}_{2} \\ \mathbf{y}_{3} \\ \mathbf{y}_{4} \end{pmatrix}}_{\mathbf{y}}$
Solution 1: Row-wise 1D Partitioning	<b>1</b> row of matrix A per process (p=n) 1. all-to-all broadcast of x 2. $p_i$ computes $y_i = A_i * x$ Using fewer than n processes (p <n) Each process owns <math>m = \frac{n}{p}</math> rows of A and the corresponding elements of x same algorithm problem size: <math>W = \Theta(n^2)</math></n) 	$T_{p} = \underbrace{\Theta(n)}_{1} + \underbrace{\Theta(n)}_{2} = \Theta(n)$ $Cost = n * \Theta(n) = \Theta(n^{2}) \rightarrow cost \ optimal$ $T_{p} = \underbrace{t_{s} \log p + \frac{t_{w}n}{p}(p-1)}_{1.all-to-all} + \frac{n^{2}}{p} = \Theta\left(\log p + n + \frac{n^{2}}{p}\right)$ $Cost = \Theta(p \log p + np + n^{2}) \rightarrow cost \ optimal \ for \ p = O(n)$ $T_{0} = p \log p + np + n^{2} - W = p \log p + np$ $Isoefficiency: W = K T_{0} = \underbrace{K \ p \log p}_{W=p^{2}} + \underbrace{K \sqrt{W}p}_{W=p \log p}  \Rightarrow \max \ blue$ $degree \ of \ concurrency: \ C(W) = O(\sqrt{W}) = O(n)$ $p = O(n) \rightarrow n = \Omega(p) \rightarrow W = \Omega(p^{2})$
Solution 2: 2D Partitioning	1 matrix element per process $p_i owns A_{i,j}$ last column own $x_i$ 1. Align x along the diagonal2. Distribute $x_i$ alogn columns3. $n^2$ parallel multiplications4. All-to-one reduction – rows	$T_{p} \approx \frac{n^{2}}{\frac{p}{3}} + \underbrace{t_{s} \log p + t_{w} \frac{n}{\sqrt{p}} \log p}_{4}$ $T_{o} = pT_{p} - W = n^{2} + t_{s} p \log p + t_{w} \sqrt{p} n \log p - n^{2}$ $p = O(f^{-1}(W)) \approx O\left(\frac{n^{2}}{\log^{2} n}\right)$ Resume: 2D faster for $p \le n$ , better isoefficiency and more scalable
Dense Matrix-Matrix Multiplication	Gegeben: $A, B: n \times n - Matrices$ Gesucht: C = A B	$\underbrace{\begin{pmatrix} 3 & 1 & 2 & 1 \\ 1 & 2 & 1 & 3 \\ \dots & \dots & \dots & \dots \\ A & & & & & \\ & & & & & & \\ & & & & &$
Solution 1: Block-Matrix Multiplication	<b>divide into q blocks</b> $\rightarrow (1 < q \le n)$ $p = q^2$ 1. all-to-all broadcast of Matrix A's blocks in each row 2. all-to-all broadcast of matrix B's blocks in each column 3. compute block $c_{i,j}$ $assumption: W = n^3$	$\begin{pmatrix} 3 & 1 & 2 & 1 \\ 1 & 2 & 1 & 3 \\ \dots & \dots & \dots & \dots \\ \dots & \dots & \dots & \dots \end{pmatrix} \begin{pmatrix} \dots & \dots & 2 & 1 \\ \dots & \dots & 1 & 2 \\ \dots & \dots & 1 & 2 \\ \dots & \dots & 3 & 2 \end{pmatrix} = \begin{pmatrix} 7 & 4 \\ 4 & 3 \end{pmatrix} + \begin{pmatrix} 5 & 6 \\ 10 & 8 \end{pmatrix}$ $T_{P} = \frac{n^{3}}{q^{2}} + 2\left(t_{s}\log q + \frac{t_{w}n^{2}}{q^{2}}(q-1)\right)$ $\frac{2 \ broadcasts}{q \ block \ mult.}$ cost-optimal for $p = O(n^{2})$ ; isoefficiency $\Theta\left(p^{\frac{3}{2}}\right)$ degree of concur. $C(W) = O\left(W^{\frac{2}{3}}\right) = O(n^{2}) = p \rightarrow W = \Omega\left(p^{\frac{3}{2}}\right)$
Cannon's Matrix Multiplication	<b>memory optimal</b> each p computes one block and shifts $A_{i,k}$ in its row and $B_{k,j}$ in its columns	$T_P = \frac{n^3}{p} + 2\sqrt{p}t_s + 2t_w \frac{n^2}{\sqrt{p}} \qquad \text{isoefficiency } O\left(p^{\frac{3}{2}}\right)$
DNS Matrix Multiplication	with intermediate data partitioning $n^3$ processes, each compute one scalar multiplication reduce vectors of $n$ multiplication using fewer than $n^3$ processes assume $p = q^3$ for $q < n$ block partitioning: block size $= \frac{n}{q} \times \frac{n}{q}$ data partitioning: block size $= \left(\frac{n}{q}\right)^3$	$T_{p} = O(1) + \Theta(\log n) = \Theta(\log n)$ $\Theta(n^{3} \log n), \text{ is not cost optimal}$ $T_{p} = \frac{n^{3}}{p} + t_{s} \log p + \frac{t_{w}n^{2}}{p^{\frac{2}{3}}} \log p$ isoefficiency: $\Theta(p \log^{3} p)$ cost optimal for $p = O\left(\frac{n^{3}}{\log^{3} n}\right)$
Parallel Gaus Elimination	1D Row Partitioning 2D Partit. with pipelining, $p = n^2$ 2D Partit. with pipelining, $p < n^2$	$T_{P} = \frac{3}{2}n(n-1) + t_{s}n\log n + \frac{1}{2}t_{w}n(n-1)\log n$ $O(n^{2}) \rightarrow is \ cost \ optimal$ $O(n) \rightarrow is \ cost \ optimal$ $n \gg p$ $O\left(\frac{n^{3}}{p}\right) \rightarrow is \ cost \ optimal$

Sorting Algorith	hms			
Overview	Most commonly used and well-studied kernels. Lower bound is $\Theta(n \log n)$ .			
	Verteilte Daten: jeder Prozess hat $\frac{n}{n}$ Daten.			
	Parallel sortierte Sequence: aufwärts sortiert innerhalb	eines Prozesses und sortiert nach prozessor id.		
Compare-Exch	process p1 and p2 exchange elem a and b. p1 keeps the min, p2 keeps the max. $T = t_s + t_w$			
Compare Split	Daten Austausch mit $\frac{n}{2}$ sortierten Daten. Merged alle und behält die zuständigen Daten. $T = t_s + t_w \frac{n}{2}$			
Sorting Network	network of comparators designed specifically for sorting	g (2 inputs, 2 outputs) (incr or decr)		
Parallel Odd-Even	$T_n = \frac{n}{\log n} + n + \frac{n}{2} = \frac{n}{\log n} + \frac{n}{2}$	n Unsorted		
Transposition	$\begin{bmatrix} 1p \\ p \\ p \\ p \\ p \\ p \\ p \\ Anzahl \\ p \\ $			
Sort	lokales sortieren phasen <sub>Comp.</sub> split	Phase 1 (odd)		
	$Cost = p * T_p = n \log \frac{n}{n} + p * n$	2 3 3 8 5 0 1 4		
		2 3 3 5 8 1 6 4		
	Speedup: $S = \frac{I_S}{m} = O\left(\frac{n \log n}{n}\right)$	Phase 3 (odd)		
	$T_P = \left(\frac{n}{p}\log\frac{n}{p} + n\right)$	2 3 3 5 1 8 4 6		
		Phase 4 (even)		
	$p = n \rightarrow Cost = \Theta(n^2)$ nicht kostenoptimal, da sortiere	en <i>n</i> log <i>n</i> verwenden sollte.		
Parallel Shellcort	$p - \log n \rightarrow \cos i = \Theta(n \log n)$ KOSTENOPTIMAL			
Parallel Shellsoft	2 odd-even transposition sort with $l < n$			
	$T = O\binom{n}{\log n} + O\binom{n}{\log n} + O\binom{n}{\log n}$	$\circ \circ \circ \circ \circ \circ \circ \circ$		
	$I_P = \Theta\left(\frac{-\log p}{p}\right) + \Theta\left(\frac{-\log p}{p}\right) + \Theta\left(\frac{1}{p}\right)$	0 3 4 5 6 7 2 1		
	local sort 1. 2.			
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
Bitonic Sort	a bitonic sequence has two tones (sequences): increasing and decreasing or vice versa (shift allowed)			
	1. build a bitonic sequence 2. merge into a sorted s	sequence Hypercube $T = O(\log^2 n)$		
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$I_P = \Theta(\log^2 n)$		
		$T_{n} = \Theta(\log^{2} n) + \Theta(\sqrt{n})$		
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	5 $8$ $compare$ $comm$		
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	9 $n_{10}$ $\frac{n}{n}$ items on hypercube		
	0110 $12$ 14 $3$ $14$ $14$ $14$	$\frac{14}{2} = \frac{12}{2} \begin{bmatrix} r \\ T_{-} - \Theta \left( \frac{n}{-\log n} \right) + 2\Theta \left( \frac{n}{-\log^2 n} \right) \end{bmatrix}$		
		$\frac{12}{12} \oplus \frac{14}{14} = \frac{1p}{1p} = O\left(\frac{10g}{p}p\right) + 2O\left(\frac{10g}{p}p\right)$		
Quicksort	Simple, low overhead, optimal complexity $O(n \log n)$	3 2 1 5 8 4 3 7		
	sequences (1 with smaller, 1 with higger then nivot)	1 2 3 3 8 4 3 7 1 2 3 3 4 5 8 7		
PRAM	CRCW (concurrent read, write) PRAM with	1 2 3 3 4 5 7 8 Final position		
Parallel Quicksort	concurrent writes resulting in an arbitrary write	1 2 3 3 4 5 7 8		
	succeeding.			
SAS Quicksort	Shared Adress Space Quicksort	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
	recursive repeated for each process group and sub-	pivot=7		
	array is assigned to a single process, in which case it	$P_0$ $P_1$ $P_2$ $P_3$ $P_4$ after local		
	proceeds to sort it locally       7 2 1 6 3 4 5 18 13 17 14 20 10 15 9 3 4 19 10 3 12 11 8 rearrangement         global rearrangement:       7 2 1 6 3 4 5 18 13 17 14 20 10 15 9 19 16 12 11 8			
	each p counts n greater/smaller than pivot, to know $\pi = O(n_{1-n}) + O(n_{1-n}) +$			
	in which element to write	$I_p = \Theta\left(\frac{1}{p}\log\frac{1}{p}\right) + \Theta\left(\frac{1}{p}\log\frac{1}{p}\right) + \Theta(\log\frac{1}{p})$		
Convertial		local sort array splits		
Sequential Bucket Sort	assumption: the n-elements to be sorted are uniformly	uistributed over an interval [a,b] equal sized intervals, called buckets		
Bucket SUIT	<ol> <li>under the range [a,b] of input numbers into in equal sized intervals, called buckets</li> <li>each element is placed in its appropriate bucket (buckets have roughly identical number of elem)</li> </ol>			
	3. elements in the bucket are locally sorted			
	$\frac{n}{2} = \frac{n}{2} elements ner hycket = 0(n) + m * 0(\frac{n}{2} \log \frac{n}{2})$ Normal sort			
	m placing	$m = 1 \to T_P = n * \log n$		
		$n$ Enum sort $n \to T = O(n)$		
-	$I_P = n *$	$m = n \to I_P = O(n)$		
Enumeration Sort	similar to bucket sort, but create for each number in the	e range a bucket, and put it in the right bucket		

#### Druckdatum: 05.07.18

Parallel Bucket	each process is assigned a block of $\frac{n}{2}$ elements, number	er of buckets m=p, each process knows the range [a,b]	
Sort	1. each process partitions its block of $\frac{n}{r}$ element	ts into p sub-blocks, one for each of the p buckets	
	<ul> <li>each process send p - 1 sub-blocks to the appropriate processe using a single all-to-all personalized communication</li> </ul>		
	3. each process sorts all the elements it receive	s by using an optimal sequential sorting algorithms	
	$T_{p} = \underbrace{O\left(\frac{n}{p}\right)}_{1} + \underbrace{O\left(\frac{n}{p^{2}} * p\right)}_{2} + \underbrace{O\left(\frac{n}{p}\log\frac{n}{p}\right)}_{2} = O\left(\frac{n}{p}\left(\frac{1}{p} + \log\frac{n}{p}\right)\right) = O\left(\frac{n}{p}\log\frac{n}{p}\right)$		
Sequencial	Similar to bucket sort without the unrealistic assumpt	ion of uniformly distributed elements	
Sample Sort	a sample is selected from the n elements and choosin	g $m-1$ elements (splitters) from the sorted sample.	
	Splitter selection: each p: sort with quicksort, choose	p-1 samples (equal divided); repeat with samples	
Parallel Sample S.	m = p; share splitters with all-to-all broadcast; $\binom{n}{2}$ (n) (n)		
	$T_{p} = \Theta\left(\frac{1}{p}\log\frac{1}{p}\right) + \underbrace{\Theta(p^{2}\log p)}_{p} + \Theta\left(p\log\frac{1}{p}\right) + \Theta\left(\frac{1}{p}\right) + \Theta(p\log p)$		
	$\frac{(p-p)}{local sort}$ sort sample	block partition communication	
Graph Algorith	ms (kommt nicht)		
DFS vs BFS	DFS (Depth-First Search Algorithm)	BFS (Best-First-Search Algorihtm)	
	Pro: small place $O(d * h)$	Pro: Find best solutions first	
	Cons: find sub-optimal solutions first	Cons: needs a lot of space $O(d^h)$	
	II vanation. set a maximum depth level		

Code

OpenMP Evt. OpenCL MPI Param order doesn't matter, but name should be clear 1/3 theory, 1/3 code, 1/3 run algorithm Cost-optimal / efficiency Exam is until parallel sorting Parallel graph search is a little bit to advance

120min, A hand written summary of 4 A4 page